Automatic Verification of Instruction Set Simulation Using Synchronized State Comparison
نویسندگان
چکیده
منابع مشابه
Automatic Simulation and Verification of Pipelined Microcontrollers
This paper presents a methodology for automatic simulation and verification of pipelined microcontrollers. Using this methodology, we can generate the simulation for the instruction set architecture (ISA), abstract finite state machine (FSM) and pipelined register transfer level design and compare the simulation results across different levels quickly. We have implemented our method in the simu...
متن کاملA Simulation Study on Patient Setup Errors in External Beam Radiotherapy Using an Anthropomorphic 4D Phantom
Introduction Patient set-up optimization is required in radiotherapy to fill the accuracy gap between personalized treatment planning and uncertainties in the irradiation set-up. In this study, we aimed to develop a new method based on neural network to estimate patient geometrical setup using 4-dimensional (4D) XCAT anthropomorphic phantom. Materials and Methods To access 4D modeling of motion...
متن کاملAutomatic Calibration of HEC-HMS Model Using Multi-Objective Fuzzy Optimal Models
Estimation of parameters of a hydrologic model is undertaken using a procedure called “calibration” in order to obtain predictions as close as possible to observed values. This study aimed to use the particle swarm optimization (PSO) algorithm for automatic calibration of the HEC-HMS hydrologic model, which includes a library of different event-based models for simulating the rainfall-runoff pr...
متن کاملModelling and Verification of Superscalar Micro-architectures Functional Approach
Most proof approaches verified a pipelined Micro-Architectural (MA) implementation against an Instruction-Set-Architecture (ISA) specification, and consequently, it was impossible to find a meaningful point where the implementation state and the specification state can be compared easily. An alternative solution to such problem is to verify a pipelined micro-architectural implementation against...
متن کاملMicroprocessor Verification using RT-Level Static Analysis Techniques
We present a technique for automatic verification of pipelined microprocessors using model checking. Antecedent conditioned slicing is an efficient abstraction technique for hardware designs at the Register Transfer Level (RTL). Antecedent conditioned slicing prunes the verification state space, using information from the antecedent of a given LTL property. In this work, we model instructions o...
متن کامل